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Fig. 4.3 shows the relative error in direct tunneling gate current as a function of
gate voltage. We see that the relative error  increases with  the  increase  of  gate  voltage
for a  given  oxide  thickness  and decreases with the increase of the gate oxide thickness
at a fixed gate voltage. This agrees with the fact that DT of inversion electrons increases
with the increase of gate voltage for a fixed oxide thickness and for a fixed gate voltage
decreases with the increase of gate oxide thickness. We see that this error is well above
40% at high gate voltage in thin gate-oxide devices. The error is found to be significant
over the whole voltage regime. In Ref. [22] it is claimed without adequate justification
that neglect of penetration effect on potential profile does not have any significant
influence on modeling of DT currents. This allows calculation of the gate current in a
post processor. But our results show that the neglect of the penetration effects causes
under-estimation of the measured current. As the error is non-trivial over the entire gate
voltage range, we conclude that for accurate modeling of DT gate current, tunneling or
penetration effect on potential profile should be considered within the self-consistent
loop. The good agreement between our simulation and experiment also shows the
usefulness of our model.
Fig. 4.3: Relative error in direct tunneling gate current shown in Fig. 4.2 due to neglect of
tunneling effects within self-consistent loop.
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Fig. 4.4: FWHM variation with oxide thickness for different inversion condition for SiO2
dielectric.
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Fig. 4.5: FWHM variation with oxide thickness for different inversion condition for
Al2O3 dielectric.
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Fig. 4.6: FWHM variation with oxide thickness for different inversion condition for
Ta2O5 dielectric.
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 Fig. 4.7:  Simulated DT gate leakage current vs gate voltage for different dielectrics for
EOT of 1 nm.
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To understand  importance of wave function penetration effect on potential profile
during calculation of direct tunneling gate leakage current, especially in the case of
MOSFET’s  made with high-K dielectric material, the relative error of gate current due to
neglect of  wave function penetration is considered. Fig 4.8 shows the error for different
dielectric materials for three different values of EOT. The errors are significant  for all
the devices for the entire gate voltage range and can be well above 50% in the worst case
considered and indicate the importance of considering wave function penetration within
the self-consistent loop during gate current modeling. We see with the decrease of
conduction band offset,  the error  increases for the same EOT in high-K materials. The
cause of this increase in error is the increased tunneling of the inversion electrons due to
lower barrier height seen by the electrons from Si inversion layer. We can also see that
with the decrease of EOT the error in gate current increases for the same dielectric
material.  Thus, with scaling down of MOSFET dimensions, as higher-K dielectrics are
used gate insulators, and as the EOT of the dielectric layers are reduced, the error in DT
gate current due to neglect of tunneling effects on potential profile increases. This shows
that the necessity of considering penetration effects within the self-consistent loop
becomes more critical with device scaling.
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Fig. 4.8: Relative error in DT gate current due to neglect of tunneling effects within self-
consistent loop for different dielectrics.
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considered which leaves space for more work to be done.
In this simulation the DT current and gate capacitance is calculated for no signal
condition and after inversion has started. But calculation may be done for accumulation
region also.
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